

**PROGRAMMABLE CRT CONTROLLER**

**DESCRIPTION**

The μPD3301 is an LSI chip designed for use in CRT controllers. It contains a synchronous signal generator, row buffer, and attribute memory. This CRT controller is capable of handling not only black and white CRT, but also color CRT. The μPD3301 provides control signals which simplify the design of the external circuitry needed in the systems. Thus, this device is a versatile controller that relieves the main CPU (and users) of many of the control burdens associated with implementing a CRT interface.


There are 8 separate commands which the μPD3301 will execute. Some of these commands require multiple bytes to fully specify the operation which the processor wishes the CRT controller to perform. The following commands are available:

- RESET
- SET INTERRUPT MASK
- RESET INTERRUPT
- STOP DISPLAY
- READ LIGHT PEN
- RESET COUNTERS
- START DISPLAY
- LOAD CURSOR POSITION

**FEATURES**

- Programmable Screen and Character Format Capabilities;
  - Characters per Row (up to 80 characters/row)
  - Lines per Character (up to 32 lines/character)
  - Rows per Frame (up to 64 rows/frame)
  - Horizontal Retrace Time
  - Vertical Retrace Time
  - Blinking Time
  - DMA Control Mode
  - Cursor Control Mode
- Three Independent Visual Field Attribute Modes such as;
  - Transparent Attribute Color Mode
  - Transparent Attribute Black and White Mode
  - Non-Transparent Attribute Black and White Mode
- 12 Independent Field Attribute Functions such as;
  - Vertical Line
  - Over-Line
  - Reverse Video
  - Secret
  - Blue
  - Red
  - Under-Line
  - High-Light
  - Blinking
  - General Purpose
  - Green
  - General Purpose Color
- Light Pen Detection
- Maximum 256 Different Characters Control Capability
- Fully Bus Compatible with 8080
- 3 MHz Single Clock Input
- Single Power Supply, +5V N-MOS Technology
- Available in 40 pin Plastic and Ceramic Dual-In-Line Packages


**PIN CONFIGURATION**



**PIN NAMES**

VRTC	Vertical Retrace
RVV	Reverse Video
CSR	Cursor
L PEN	Light Pen
INT	Interrupt
DRQ	DMA Request
DACK	DMA Acknowledge
A <sub>0</sub>	Address Bus 0
RD	Read
WR	Write
CS	Chip Select
DB <sub>0-7</sub>	Data Bus 0 to 7
HRTC	Horizontal Retrace
C CLK	Character Clock
CC <sub>0-7</sub>	Character Codes 0 to 7
HLGT	High-light
GPA	General Purpose Attribute
SL <sub>12</sub>	Slit Line 12
VSP	Video Suppression
LC <sub>0-3</sub>	Line Counter 0 to 3
SL <sub>0</sub>	Slit Line 0

BLOCK DIAGRAM



**Character Counter**

Counts the characters in a row, up to the number of the characters defined in Characters/Row.

**Row Buffer**

Consists of a dual RAM buffer. Each buffer can store up to 80 characters. During a DMA operation, the characters are written into the Row Buffer. One of the buffers is used for display. Each character in the buffer is read with Character Clock (C CLK), and the data appears in CC0-7. At the same time, the data on the next row is written into another buffer by DMA control.

**Buffer Input/Output Controller**

- Writes the characters into the Row Buffer, up to the number defined by Characters/Row.
- Outputs the data from the Row Buffer to CC0-7.
- Writes the attributes and special control character codes into the FIFO, up to the number defined by Attributes/Row.
- Reads the attribute codes from the FIFO and transfers them to the video circuit.
- In case of Non-Transparent Attribute Mode, it distinguishes an ordinary character code from an attribute code among the character data read from the Row Buffer.

**FIFO (First Input, First Output)**

Consists of a dual RAM buffer. Each buffer can store up to 20 characters. By DMA operation, attribute codes and special control characters are written into the FIFO. One of the buffers is used for display. Whenever the read flag bit for FIFO is detected, an attribute code is read and transferred to the video circuit. And at the same time, the attribute codes in the next row are written into the rest of the buffers (another buffer) by DMA operation.

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION (CONT.)

Line Counter

Counts the events of Rasters/Line, up to the number indicated by Lines/Character.

Raster Timing and Video Control

- Outputs the HRTC based on the Character Counter during the time indicated by Horizontal Retrace Time.
- Outputs the VRTC based on Row Counter which counts up the contents, row by row, during the time indicated by Vertical Retrace Time.
- Outputs HLG<sub>T</sub>, RVV, VSP, SL<sub>0</sub>, SL<sub>12</sub>, GPA based on attribute codes transferred from the Buffer Output Controller.
- Outputs the CSR based on the Blinking Time etc. at the position indicated by Cursor Address.

Light Pen Register

Memorizes a row address and column address when the L PEN signal is input. By using READ LIGHT PEN instruction, the CPU can read the contents.

ABSOLUTE MAXIMUM RATINGS\*

Operating Temperature	..... 0°C to +70°C
Storage Temperature	..... -65°C to +125°C
All Output Voltages	..... -0.5 to +7 Volts
All Input Voltages	..... -0.5 to +7 Volts
Supply Voltage V <sub>CC</sub>	..... -0.5 to +7 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

DC CHARACTERISTICS

T<sub>a</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 5%

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage	V <sub>IL</sub>	-0.5		0.8	V	
Input High Voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.5	V	
Output Low Voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 1.6 mA
Output High Voltage	V <sub>OH</sub>	2.4		V <sub>CC</sub>	V	DB0..7: I <sub>OH</sub> = -150 μA, All Others: -80 μA
Low Level Input Leakage	I <sub>IL</sub>			-10	μA	V <sub>IN</sub> = 0V
High Level Input Leakage	I <sub>IH</sub>			+10	μA	V <sub>IN</sub> = V <sub>CC</sub>
Low Level Output Leakage	I <sub>OL</sub>			-10	μA	V <sub>OUT</sub> = 0V
High Level Output Leakage	I <sub>OH</sub>			+10	μA	V <sub>OUT</sub> = V <sub>CC</sub>
Power Supply Current	I <sub>CC</sub>		90		mA	

CAPACITANCE

T<sub>a</sub> = 25°C; V<sub>CC</sub> = 0V

PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS
		MIN	MAX		
Input Capacitance	C <sub>IN</sub>		10	pF	f <sub>c</sub> = 1 MHz, All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	C <sub>OUT</sub>		20	pF	


# μPD3301

T<sub>a</sub> = 0°C to +70°C; V<sub>CC</sub> = +5V ± 5%

## AC CHARACTERISTICS


PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS
		MIN	MAX		
Clock Cycle Time	μPD3301-1	t <sub>CY</sub>	0.5	10	μs
	μPD3301-2	t <sub>CY</sub>	0.38	10	μs
Clock High Level	t <sub>CH</sub>	150			ns
Clock Low Level	t <sub>CL</sub>	150	1000		ns
Clock Rise Time	t <sub>CR</sub>	5	30		ns
Clock Fall Time	t <sub>CL</sub>	5	30		ns
Output Delay from C CLK ↑	t <sub>CO1</sub>	0	150		ns 1TTL + 15 pF: HRTC, CC0-7
Output Delay from C CLK ↑	μPD3301-1	t <sub>CO2</sub>		400	ns
	μPD3301-2	t <sub>CO2</sub>		300	ns
Command Cycle Time	t <sub>E</sub>	2t <sub>CY</sub> + 200			ns t <sub>CY</sub> ≥ 400 μs
	t <sub>E</sub>	1			μs t <sub>CY</sub> < 400 μs
A <sub>0</sub> , CS Set Up Time to WR	t <sub>AW</sub>	0			ns
A <sub>0</sub> , CS Hold Time to WR	t <sub>WA</sub>	0			ns
WR Pulse Width	t <sub>WW</sub>	200			ns
Data Set Up Time to WR	t <sub>DW</sub>	150			ns
Data Hold Time to WR	t <sub>WD</sub>	30			ns
DACK ↓ Set Up Time to WR	t <sub>KW</sub>	0			ns
DACK ↑ Hold Time to WR	t <sub>WK</sub>	0			ns
DRQ Delay from DACK ↓	t <sub>KQ</sub>	0	250		ns 1TTL + 50 pF
INT Delay from WR ↑	t <sub>WI</sub>	t <sub>CY</sub> + 20	2t <sub>CY</sub> + 300		ns 1TTL + 50 pF
INT Delay from C CLK ↑	t <sub>CI</sub>		300		ns 1TTL + 50 pF
A <sub>0</sub> , CS Set Up Time to RD	t <sub>AR</sub>	0			ns
A <sub>0</sub> , CS Hold Time to RD	t <sub>RA</sub>	0			ns
RD Pulse Width	t <sub>RR</sub>	300			ns
Data Access Time from RD ↓	t <sub>RD</sub>	0	250		ns C <sub>L</sub> = 100 pF
Data Float Delay from RD ↑	t <sub>DR</sub>		150		ns C <sub>L</sub> = 100 pF
		20			ns C <sub>L</sub> = 15 pF

### CLOCK AND OUTPUT DELAY




### TIMING WAVEFORMS

**TIMING WAVEFORMS  
(CONT.)**




**DMA, INTERRUPT AND WRITE OPERATION**




# μPD3301

The data is transferred from the external memory which contains the information about characters and attributes to the Row Buffer under the control of μPD8257 DMA Controller. The data read from the Row Buffer are Video Control Outputs and ROM Address Signal Outputs toward External Character Generator. The μPD3301 also outputs horizontal and vertical retrace signals.

## SYSTEM CONFIGURATION




PACKAGE OUTLINES  
μPD3301C



(PLASTIC)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.028 MAX.
B	1.62 MAX.	0.064 MAX.
C	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2.54 MIN.	0.10 MIN.
H	0.5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
K	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
M	0.25 <sup>+0.1</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.002</sub>

μPD3301D



(CERAMIC)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
B	1.62 MAX.	0.06 MAX.
C	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
H	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
K	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019

This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.DatasheetCatalog.com)

Datasheets for electronic components.